& also contribute w/hands-on design work. F/T, M-F, 9a-5p. Reqt: Master’s … in related jobs. Exp must incl 1-yr w/ design of asynchronous circuit & resilient … synthesize/constrain non-synchronous designs using Synopsys or Cadence EDA frameworks … 1-yr exp w/design of synchronous & asynchronous network-on-chip … bus. Architectures & 1-yr exp w/ design & timing analysis of circuits targeting … scaling applications, including design, modeling, sizing & characterization etc…
From recruitology.com – see full text…
